Synapse
⌘+K
Synapse
PulseExploreClubsResearchersJournals
Instagram
HomeClubsExplore
June 1, 1978IEEE Journal of Solid-State Circuits

Negative dynamic resistance in MOS devices

View Full Paper
Ask AI
Bookmark
Share

Authors

DSDinesh Kumar SharmaIndian Institute of Technology KanpurJGJ. GautierNational Institute of QualityGMG. MerckelOrange (France)

Discussion

Loading...

Member takes

Implication

Key Points

Key points are not available for this paper at this time.

Cite This Study

Sharma et al. (1978) studied this question.

synapsesocial.com/papers/6a6f2d0bfe4101aa97dfb65bhttps://doi.org/10.1109/jssc.1978.1051060
View Full Paper
Ask AI
Bookmark
Share

Also Consider

Synapse has enriched 5 closely related papers on similar clinical questions. Consider them for comparative context:

  1. 1A high-voltage circuit for driving liquid-crystal displays1978 · 8 citations
  2. 2A computer-aided design model for high-voltage double diffused MOS (DMOS) transistors1976 · 50 citations
  3. 3A monolithic 200-V CMOS analog switch1976 · 50 citations
  4. 4High-voltage SOS/MOS devices and circuit elements: Design, fabrication, and performance1976 · 17 citations
  5. 5Threshold voltage controllability in double-diffused-MOS transistors1974 · 39 citations