Synapse
⌘+K
Synapse
PulseExploreClubsResearchersJournals
Instagram
HomeClubsExplore
November 29, 2007IEEE Journal of Solid-State Circuits

A 40–44 Gb/s 3 Oversampling CMOS CDR/1: 16 DEMUX

View Full Paper
Ask AI
Bookmark
Share

Authors

NNNikola NedovicNvidia (United States)NTNestoras TzartzanisUniversity of Southern CaliforniaHTHirotaka TamuraUniversity of Toronto

Discussion

Loading...

Member takes

Overview

Key Points

Key points are not available for this paper at this time.

Cite This Study

Nedovic et al. (2007) studied this question.

synapsesocial.com/papers/6a6f871e35aa2c282ce0e1dfhttps://doi.org/10.1109/jssc.2007.908714
View Full Paper
Ask AI
Bookmark
Share

Also Consider

Synapse has enriched 5 closely related papers on similar clinical questions. Consider them for comparative context:

  1. 1Clock and data recovery IC for 40-Gb/s fiber-optic receiver2002 · 32 citations
  2. 2Rotary traveling-wave oscillator arrays: a new clock technology2001 · 298 citations
  3. 3A 40-43-Gb/s clock and data recovery IC with integrated SFI-5 1:16 demultiplexer in SiGe technology2003 · 48 citations
  4. 4A 0.18-μm SiGe BiCMOS receiver and transmitter chipset for SONET OC-768 transmission systems2003 · 56 citations
  5. 5A 72mW 0.03mm2 Inductorless 40Gb/s CDR in 65nm SOI CMOS2007 · 19 citations