Answers are grounded in this paper and cite their sources.
A subclass of generalized parallel counters, called parallel compressors, is introduced in this correspondence. Under present-day packaging technology, parallel compressors with their higher compression ratio and fewer input/output pins are more efficient in multiple operand addition and multiplication than parallel counters. Cost and time bounds are obtained for schemes using parallel compressors for reduction of N summands to m summands. Furthermore, a method for synthesizing large parallel counters using only one type of parallel compressor is given.
No takes yet. Share an insight, caveat, or question.
Gajski (1980) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: