Synapse
⌘+K
Synapse
PulseExploreClubsResearchersJournals
Instagram
HomeClubsExplore
June 4, 2015IEEE Journal of Solid-State Circuits

Design of 56 Gb/s NRZ and PAM4 SerDes Transceivers in CMOS Technologies

View Full Paper
Ask AI
Bookmark
Share

Authors

JLJri LeeNational Taiwan UniversityPCPing-Chuan ChiangXilinx (United States)PPPen-Jui PengNational Tsing Hua University

Discussion

Loading...

Member takes

Overview

Key Points

Key points are not available for this paper at this time.

Cite This Study

Lee et al. (2015) studied this question.

synapsesocial.com/papers/6a703d0a6c240de38cdbba2ahttps://doi.org/10.1109/jssc.2015.2433269
View Full Paper
Ask AI
Bookmark
Share

Also Consider

Synapse has enriched 4 closely related papers on similar clinical questions. Consider them for comparative context:

  1. 1Study of Subharmonically Injection-Locked PLLs2009 · 184 citations
  2. 2Design and Comparison of Three 20-Gb/s Backplane Transceivers for Duobinary, PAM4, and NRZ Data2008 · 143 citations
  3. 3Clock recovery from random binary signals1975 · 311 citations
  4. 4A 5.75 to 44 Gb/s Quarter Rate CDR With Data Rate Selection in 90 nm Bulk CMOS2009 · 68 citations