Synapse
⌘+K
Synapse
PulseExploreClubsResearchersJournals
Instagram
HomeClubsExplore
June 25, 2009IEEE Journal of Solid-State Circuits

A 5.75 to 44 Gb/s Quarter Rate CDR With Data Rate Selection in 90 nm Bulk CMOS

View Full Paper
Ask AI
Bookmark
Share

Authors

LRLucio RodoniABB (Switzerland)GBG. von BurenIBM (United States)AHAlexander HuberUniversity of Zurich

Discussion

Loading...

Member takes

Overview

Key Points

Key points are not available for this paper at this time.

Cite This Study

Rodoni et al. (2009) studied this question.

synapsesocial.com/papers/6a88f2a5d5f4e697bb1314c8https://doi.org/10.1109/jssc.2009.2021913
View Full Paper
Ask AI
Bookmark
Share

Also Consider

Synapse has enriched 4 closely related papers on similar clinical questions. Consider them for comparative context:

  1. 1A 40–44 Gb/s 3$\times$ Oversampling CMOS CDR/1:16 DEMUX2007 · 20 citations
  2. 2A 27-mW 3.6-Gb/s I/O Transceiver2004 · 121 citations
  3. 3A 14-mW 6.25-Gb/s Transceiver in 90-nm CMOS2007 · 240 citations
  4. 4A 72mW 0.03mm2 Inductorless 40Gb/s CDR in 65nm SOI CMOS2007 · 19 citations