This is the authors' abstract. We don't add key points for this paper.
This paper reports an integrated optical buffer consisting of a low loss silicon waveguide delay line and a silicon evanescent gate matrix switch. The integrated device demonstrates an error free operation at 40 Gb/s data rate with a packet delay of 1.1 ns. This demonstration also highlights the silicon evanescent device platform to realize new types of photonic integrated devices by combining the low loss silicon passive components with the silicon evanescent photonic active devices.
No takes yet. Share an insight, caveat, or question.
Park et al. (2008) studied this question.
Synapse has enriched 5 closely related papers on similar clinical questions. Consider them for comparative context: