Answers are grounded in this paper and cite their sources.
We describe a high-speed physical random number generator based on a hybrid Boolean network with autonomous and clocked logic gates, realized on a reconfigurable chip. The autonomous logic gates are arranged in a bidirectional ring topology and generate broadband chaos. The clocked logic gates receive input from the autonomous logic gates so that random numbers are generated physically that pass standard randomness tests without further postprocessing. The large number of logic gates on reconfigurable chips allows for parallel generation of random numbers, as demonstrated by our implementation of 128 physical random number generators that achieve a real-time bit rate of 12.8Gbits/s.
No takes yet. Share an insight, caveat, or question.
Rosin et al. (2013) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: