⌘+K

Pulse Explore Communities Researchers Journals

Home Communities Explore

July 1, 2004IEEE Micro

Programming models for hybrid FPGA-cpu computational components: a missing link

David Andrews D. Niehaus Razali Jidin Melissa Finley Wesley Peck Matt Frisbie Jorge Ortiz Ed Komp Peter J. Ashenden

View at Publisher

Ask AI

Bookmark

Share

Abstract

Emerging hybrid chips containing cpu and FPGA components are an exciting new development promising commercial off-the-shelf economies of scale, while also supporting hardware customization.

Discussion

No takes yet. Share an insight, caveat, or question.

Cite This Study

Andrews et al. (2004) studied this question.

synapsesocial.com/papers/6a71832dce524a4339c502c2 https://doi.org/10.1109/mm.2004.36

View at Publisher

Ask AI

Bookmark

Share

Keep reading

Synapse has enriched 5 related papers. Consider them for comparative context:

1Stream-oriented FPGA computing in the Streams-C high level languageOriginal Research · 2002 · 237 citations
2What's ahead for embedded software?Original Research · 2000 · 234 citations
3Deadlock-Free Routing for Full-Mesh Networks Without Using Virtual ChannelsIEEE Micro · Tue,
4Exploiting Output Activation Sparsity Using Bit-Separable Multiplier in Convoluted Neural Network AcceleratorIEEE Micro · Tue,
5Waferscale Network SwitchesIEEE Micro · Tue,

More from IEEE Micro

Assessing Processor Sustainability Using the First-Order FOCAL Carbon ModelThu,
Compute-Enabled CXL Memory Expansion for Efficient Retrieval Augmented GenerationTue,
Tiered Cache-Sharing Service for Virtual Machine Images Based on Memory PoolMon,
From Colocation to Exfiltration: Practical Cache Side-Channel Attacks in the Modern Public CloudFri,
Improving SQL Join Algorithms for Distributed Systems: A Case Study of Compute Express Link-Based Multihost Shared MemoryFri,