This paper discusses SiC JTE design tradeoffs required to maximize device performance while minimizing consumed die area, fabrication cost and maintaining good reliability. Modeling and experimental results are provided.
No takes yet. Share an insight, caveat, or question.
Bolotnikov et al. (2016) studied this question.