Single-event transients (SETs) in digital circuits/processes are examined. SETs appear to substantially mitigate traditional SEU static-latch hardening techniques below 0.25 /spl mu/m. The resulting IC error rate for advanced technology node hardened-electronics is dominated by the combinational-logic SET rate.
No takes yet. Share an insight, caveat, or question.
Benedetto et al. (2004) studied this question.
Synapse has enriched 5 closely related papers on similar clinical questions. Consider them for comparative context: