Answers are grounded in this paper and cite their sources.
A new timed inverter with a simple structure and a wide operating margin has been developed. It is composed of a 4JL gate with a single limiting junction connected to the input terminal of the gate. The threshold characteristics and operating sequences have been investigated theoretically. Successful logic operation of the inverter has been performed with an operating margin of ±33% against both input and timing signals.
No takes yet. Share an insight, caveat, or question.
Sogawa et al. (1983) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: