An analytical approach to sizing nFET chains is presented. The technique is based on empirical observations of time constants in the classical RC delay model, and on a technology parameter determined from SPICE simulations. The technique allows a delay/area curve to be easily obtained, allowing tradeoff decisions by the circuit designer.
No takes yet. Share an insight, caveat, or question.
Bizzan et al. (1992) studied this question.
Synapse has enriched 5 related papers. Consider them for comparative context: