Answers are grounded in this paper and cite their sources.
We demonstrate self-aligned fully-depleted 20-nm-thick In0.53Ga0.47As-channel MOSFETs using CMOS-compatible device structures and manufacturable process flows. These devices consist of self-aligned source/drain extensions and self-aligned raised source/drain with low sheet resistance of 360 and 115 Ω/sq, respectively. We demonstrate short-channel MOSFETs with gate lengths LGdown to 30 nm, low series resistance REXT= 375 Ω·μm, and high peak saturation transconductance GMSAT= 1275 μS/μm at LG= 50 nm and drain bias VDS= 0.5 V. We obtain long-channel capacitive inversion thickness TINV = 2.3 nm and effective mobility μEFF= 650 cm2/Vs at sheet carrier density NS= 5 × 1012cm-2. Finally, using a calibrated quasi-ballistic FET model, we argue that for LG≤ 20 nm, μEFF≈ 1000 cm2/Vs will lead to short-channel MOSFETs operating within 10% of the ballistic limit. Thus, our III-V processes and device structures are well-suited for future generations of high-performance CMOS applications at short gate lengths and tight gate pitches.
No takes yet. Share an insight, caveat, or question.
Majumdar et al. (2014) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: