A continuous time common mode feedback technique for sub 1 V analogue circuits using the bulk PMOS dynamic threshold (BP-DTMOS) technique is presented. The proposed method is used in a 0.8 V folded cascode amplifier in 0.18 µm CMOS technology. The schematic and the post-layout simulation results show that this technique is effective in reducing common mode errors caused by process or environmental variations. It also improves the CMRR of the amplifier.
No takes yet. Share an insight, caveat, or question.
Maymandi‐Nejad et al. (2002) studied this question.
Synapse has enriched 5 related papers. Consider them for comparative context: