A new method of interconnecting depletion-mode GaAs f.e.t. logic stages, using capacitive coupling, eliminates the need for a negative power supply and is more tolerant of processing spreads, particularly of pinch-off voltage. The technique may be combined with conventional level shifting, operating at very low current. The use of capacitance may be extended to achieve clocked dynamic data storage with very low power dissipation.
No takes yet. Share an insight, caveat, or question.
Mellor et al. (1980) studied this question.
Synapse has enriched 5 related papers. Consider them for comparative context: