The authors demonstrate an 8 Gbit/s CMOS link interface designed for use with parallel fibre-optic interconnect technology. The link interface is implemented in 0.8 µm CMOS and consists of eight data channels and one frame control channel each operating at 1 Gbit/s along with a full-speed 1 GHz clock channel. The chip also provides dual-ported FIFO buffers for interface to a host computer.
No takes yet. Share an insight, caveat, or question.
Sano et al. (1996) studied this question.
Synapse has enriched 5 related papers. Consider them for comparative context: