Answers are grounded in this paper and cite their sources.
This work presents a fully unrolled on-chip deep reinforcement learning (DRL) module with a deep Q-network (DQN) and its system integration for integrated circuits control and functionality augmentation tasks, including voltage regulation of a cryogenic single-input triple-output DC-DC converter and recovery of RF fingerprints (RFFs) using a reconfigurable power amplifier (PA) under temperature variations. The complete DRL module features 6-bit fixed-point model parameters, 116 KB of memory, and 128 processing elements. It is equipped with on-chip training capabilities, fully unrolled on a 0.45 mm2 core area using 28 nm technology. The design achieves an efficiency of 0.12 nJ per action and a control latency of 4.925 ls, with a maximum operational efficiency of 3.49 TOPS/W. Temperature effects on the chip are thoroughly demonstrated across a wide temperature range from 358 K (85 0C) to 4.2 K (–269 0C).
No takes yet. Share an insight, caveat, or question.
Xu et al. (2025) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: