Answers are grounded in this paper and cite their sources.
A n-well epi-CMOS structure is described to reduce the latchup sensitivity of CMOS. Results demonstrate excellent latchup reduction.
No takes yet. Share an insight, caveat, or question.
Hollý et al. (1983) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: