Answers are grounded in this paper and cite their sources.
A very simple asynchronous arbiter is given for n concurrent asynchronous processors interconnected in a speed-independent way. The arbiter consists of one inverter and n identical modules each incorporating a recently described 2-user arbiter.
No takes yet. Share an insight, caveat, or question.
P. Corsini (1979) studied this question.
Synapse has enriched 8 related papers. Consider them for comparative context: