Answers are grounded in this paper and cite their sources.
This paper presents a miniaturized wide-input-range integrated reconfigurable three-level dc-dc voltage regulator. A three-level buck converter topology with zerovoltage switching (ZVS) is adopted to remove the dominant switching power loss under high-input-voltage condition, thereby enabling the converter to achieve high power efficiency in the megahertz range and reduce the required values of power passives. A constant-frequency adaptive-on-time V2control is proposed to not only regulate the output voltage, but also offer the flying capacitor self-balancing in the megahertz range and over a wide input range for improving the converter reliability. A body diode-based floating ZVS detector is also developed to enable full-ZVS operation of power transistors in high-frequency low duty-ratio conditions with ≤5 ns ZVS turnon delay. Implemented in a 120 V 0.5 μm CMOS process, the proposed voltage regulator uses four 50 V on-chip power nMOS to support an input voltage from 12 to 100 V and regulates the output voltage at 10 V with a maximum output power of 5 W. The proposed regulator achieves a maximum power efficiency of 90% under the nominal 48 V input and 2 MHz switching frequency. Compared with the state-of-the-art counterparts, the proposed regulator provides 66 times and 2.6 times reductions in the inductance and the total capacitance, respectively.
No takes yet. Share an insight, caveat, or question.
Xue et al. (2016) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: