Answers are grounded in this paper and cite their sources.
The authors describe a 46 Gbit/s super-dynamic type decision circuit module that uses InAlAs/InGaAs HEMTs. At a data rate of 40 Gbit/s, the module shows an input data sensitivity of 104 mVpp and a clock phase margin of 212°.
No takes yet. Share an insight, caveat, or question.
Yoneyama et al. (1997) studied this question.
Synapse has enriched 5 related papers. Consider them for comparative context: