Answers are grounded in this paper and cite their sources.
A CMOS low-voltage output stage based on a push-pull topology is proposed. It is driven by a differential signal and its symmetric topology provides excellent intrinsic linearity. It can work with a power supply as low as 1 V and when loaded with a 500 Ω resistor it exhibits negligible even harmonic components whilst odd components are maintained well below −20 dB up to 900 mVpp of the output signal. Moreover, the output stage includes a simple current control which accurately sets the bias condition.
No takes yet. Share an insight, caveat, or question.
Aloisi et al. (2002) studied this question.
Synapse has enriched 5 related papers. Consider them for comparative context: