An 8-b video DAC which performs conversions at 800 MHz is reported. A double poly-Si emitter self-aligned process and a 64-b MSB (most significant bit) range are used. A multiple-level emitter-coupled logic MEL decoder circuit and multiplexed data inputs are used to enhance the speed and to lower the glitch impulse. Rise and fall times are less than 380 ps for high-speed operation. Power dissipation is 750 mW with a -4.5-V supply voltage.>
No takes yet. Share an insight, caveat, or question.
Nojima et al. (1990) studied this question.
Synapse has enriched one closely related paper. Consider it for comparative context: