Answers are grounded in this paper and cite their sources.
A full-custom design fractional step-down charge pump DC-DC converter with digital control is proposed, design and simulated in 90nm 1P9M CMOS process technology. This paper aimed to design a simple and small solution size implementation of DC-DC converter with fast settling time response and low ripple output voltage implementation while not compromising efficiency requirement. Moreover, this converter can operate at internally fixed 1 MHz with input voltage from 2.2V to 3.3V suitable for two batteries power applications. The converter is design to have an output voltage of 1.1V with load current requirement of greater than 10mA, a ripple voltage less than l0mV and a faster settling time of 82.9 µs. The peak efficiency is over 75%.
No takes yet. Share an insight, caveat, or question.
Esic et al. (2014) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: