Answers are grounded in this paper and cite their sources.
Two-dimensional semiconductors could be used as a channel material in miniaturized transistors with high gate control. However, the lack of insulators that are both compatible with two-dimensional materials and suitable for integration into a fully scalable process flow limits development. Here we show that freestanding hafnium zirconium oxide (Hf0.5Zr0.5O2; HZO) membranes can be integrated with two-dimensional semiconductors as a high-κ dielectric. The HZO membranes can be varied in thickness from 5 to 40 nm, and be transferred onto molybdenum disulfide (MoS2) to create the top-gate dielectric in field-effect transistors. A 20-nm-thick HZO membrane exhibits a dielectric constant of 20.6 ± 0.5 and a leakage current (at 1 MV cm−1) of under 2.6 × 10−6 A cm−2, below the requirements of the International Technology Roadmap for Semiconductors, as well as typical ferroelectric behaviour. The MoS2 transistors with HZO dielectric exhibit an on/off ratio of 109 and a subthreshold swing below 60 mV dec−1 across four orders of current. We use the transistors to create an inverter, logic gates and a 1-bit full adder circuit. We also create a MoS2 transistor with a channel length of 13 nm, which exhibits an on/off ratio of over 108 and a subthreshold swing of 70 mV dec−1. Freestanding membranes of hafnium zirconium oxide can be created using pulsed laser deposition method and used as the top-gate dielectric in molybdenum disulfide transistors.
No takes yet. Share an insight, caveat, or question.
Lin et al. (2025) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: