A (18880, 18865) shortened Hamming error-correcting code is proposed for synchronous digital hierarchy (SDH) line terminating multiplexers for all multiplexing levels. Parallel processing, reducing the clock rate, is realised on a CMOS LSI using an innovative matrix method, by which an optical experiment is conducted successfully.
No takes yet. Share an insight, caveat, or question.
Tomizawa et al. (1995) studied this question.
Synapse has enriched 5 related papers. Consider them for comparative context: