Answers are grounded in this paper and cite their sources.
In this paper, we first introduce a straightforward asynchronous shift register design implemented by differential cascode voltage switch logic and micropipeline. The corresponding latency defect between data readout is then described. To solve this problem, we propose a new architecture for the design. Finally, a basic building block with respect to our architecture is proposed.
No takes yet. Share an insight, caveat, or question.
Chan et al. (2004) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: