Answers are grounded in this paper and cite their sources.
A 40 GHz clock with low jitter is recovered from a 640 Gbit/s optical time-division multiplexed (OTDM), single-polarised, return-to-zero PRBS data signal. The clock recovery circuit is an injection-locked loop which contains a 40 GHz Gunn oscillator, a 40 GHz pulse source, and a semiconductor optical amplifier (SOA) assisted by a filtered chirp as optical phase comparator.
No takes yet. Share an insight, caveat, or question.
Mulvad et al. (2008) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: