This paper presents results on developing high temperature capable SiC JFET based IC technology that can operate at temperatures up to 500 °C. All JFET devices are fully planar, formed by ion implantation, and the device design allows the use of semi-insulating or conductive SiC substrates. Basic analog and logic ICs were built in order to demonstrate the technology high temperature capability. All circuits used enhancement mode n-channel JFETs as active transistors, and depletion mode transistors as active loads. The logic circuits built included NOT, NAND, and NOR gates. The analog circuits built included a simple one-stage operational amplifier. JFETs and ICs were packaged in ceramic packages and tested at temperatures up to 500 °C.
No takes yet. Share an insight, caveat, or question.
Peter Alexandrov (2020) studied this question.
Synapse has enriched 2 closely related papers on similar clinical questions. Consider them for comparative context: