A new substrate fed logic structure is presented which makes use of V-groove silicon etching. Experimental results are presented for the devices. A speed-power product below 1 pJ was obtained despite the large area of the test structures and the use of conventional bipolar processing. Further improvement in performance is expected by optimising the process parameters.
No takes yet. Share an insight, caveat, or question.
Ho et al. (1978) studied this question.
Synapse has enriched 5 related papers. Consider them for comparative context: