Interface states induced by the presence of trapped holes near the silicon–silicon-dioxide interface

Trapped holes are shown to induce ‘‘slow’’ interface states by their presence that are distinctly different from other types of interface states. These slow states can be alternately introduced and removed by sequential hole generation and annihilation. Various experiments and techniques are used to rule out explanations involving artifacts due to lateral nonuniformities in the hole trapping.