Answers are grounded in this paper and cite their sources.
Dynamic logic circuits are widely popular due to a smaller number of transistors and consume less area. But the time to switch between logics is higher due to higher contention value. A new model of the logic using nMOS based keeper circuit is proposed and the performance is evaluated using Cadence tools. Comparative results demonstrate the suitability and competency of the proposed circuit.
No takes yet. Share an insight, caveat, or question.
Islam et al. (2020) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: