A CMOS current conveyor configurable as CCII+ and/or CCII- is proposed. The circuit has the advantages of providing two symmetrical outputs, presenting a low input resistance and giving a high output to input resistance ratio. An input resistance of 28 Ω with a zero at 6 MHz in a 0.5 µm implementation with a supply voltage of 3.3 V have been obtained.
No takes yet. Share an insight, caveat, or question.
Oliaei et al. (1997) studied this question.
Synapse has enriched 5 related papers. Consider them for comparative context: