This is the authors' abstract. We don't add key points for this paper.
To realize the full potential of high density embedded ferroelectric memory, ferroelectric film thickness must be scaled below 100 nm to ensure that the capacitor operating voltage is compatible with advanced, low voltage logic transistors. In this article, we describe recent progress in the preparation of sub-100 nm thick Pb(Zr,Ti)O3 (PZT) thin films by metalorganic chemical vapor deposition on 200 mm wafers using an industry-standard processing platform. Within the full range of thicknesses investigated, 134–52 nm, capacitor operating voltage scales linearly with film thickness, yielding 71 nm thick films with a switched polarization (Psw) of ∼40 μC/cm2 at 1.2 V. Below ∼50 nm, PZT surface roughness makes further thickness scaling difficult. With improved surface morphology, however, even lower operating voltages should be feasible.
No takes yet. Share an insight, caveat, or question.
Gilbert et al. (2003) studied this question.
Synapse has enriched 5 closely related papers on similar clinical questions. Consider them for comparative context: