Answers are grounded in this paper and cite their sources.
A CMOS power amplifier (PA) for a UHF (860-960 MHz) stationary RFID reader is presented. To design a high power and power efficient CMOS PA, quasi four pair structure and integrated passive device (IPD) transformers are used. An amplitude modulation is performed through the cascode gate with a pulse shaping filter. The chips are fabricated in a 0.18 ¿m CMOS process and IPD. Measurements show output power of 32.8-33.37 dBm and the power added efficiency (PAE) of 51.8-56.1% with the supply voltage 3.0 V.
No takes yet. Share an insight, caveat, or question.
Joo et al. (2010) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: