A concept of random masking of arbitrary logic circuits on the logic gate level is developed and several techniques are proposed. The results are important for protecting hardware implementations of crytographic algorithms against side-channel attacks.
No takes yet. Share an insight, caveat, or question.
Golić et al. (2004) studied this question.
Synapse has enriched 5 related papers. Consider them for comparative context: