Authors
An RF amplifier implemented by wafer-scale three-dimensional integration of three completely fabricated silicon-on-insulator wafers is demonstrated. The MOSFETs are on the top and bottom tier with middle-tier matching circuits. Measured amplifier performance agrees well with simulation and the footprint is approximately 40% smaller than the conventional 2D layout.
No takes yet. Share an insight, caveat, or question.
Chen et al. (2008) studied this question.
Synapse has enriched 2 closely related papers on similar clinical questions. Consider them for comparative context: