An RF energy scavenging circuit implementing a power matched Villard voltage doubler followed by a switched capacitor DC-DC converter for scavenging ultra-low RF power levels (<−20 dBm) is presented. Measurement results for the circuit, fabricated in a 130 nm CMOS process, show that 1V can be generated across a 5 MΩ load from as little as −25.5 dBm of input RF energy at 2.2 GHz. This represents a 9.5 dB improvement, over the measured sensitivity of our RF energy scavenging circuit without the use of a switched capacitor DC-DC converter stage.
No takes yet. Share an insight, caveat, or question.
Salter et al. (2009) studied this question.
Synapse has enriched 5 related papers. Consider them for comparative context: