Synapse
⌘+K
Synapse
PulseExploreClubsResearchersJournals
Instagram
HomeClubsExplore
July 18, 2014IEEE Sensors JournalOpen Access

A 151 dB High Dynamic Range CMOS Image Sensor Chip Architecture With Tone Mapping Compression Embedded In-Pixel

View Full Paper
Ask AI
Bookmark
Share

Authors

SVS. Vargas-SierraGLG. LiñánÁRÁ. Rodríguez‐Vázquez

Discussion

Loading...

Member takes

Overview

Key Points

Key points are not available for this paper at this time.

Cite This Study

Vargas-Sierra et al. (2014) studied this question.

synapsesocial.com/papers/6ab08eda98bbd1a10e03bddfhttps://doi.org/10.1109/jsen.2014.2340875
View Full Paper
Ask AI
Bookmark
Share

Also Consider

Synapse has enriched 4 closely related papers on similar clinical questions. Consider them for comparative context:

  1. 1A 33-Megapixel 120-Frames-Per-Second 2.5-Watt CMOS Image Sensor With Column-Parallel Two-Stage Cyclic Analog-to-Digital Converters2012 · 101 citations
  2. 2A 120-dB Dynamic Range CMOS Image Sensor With Programmable Power Responsivity2007 · 42 citations
  3. 3An Electronic-Calibration Scheme for Logarithmic CMOS Pixels2006 · 50 citations
  4. 4Multiple-Ramp Column-Parallel ADC Architectures for CMOS Image Sensors2007 · 152 citations