Synapse
⌘+K
Synapse
PulseExploreClubsResearchersJournals
Instagram
HomeClubsExplore
June 29, 2022IEICE Electronics ExpressOpen Access

Low jitter design for quarter-rate CDR of 100Gb/s PAM4 optical receiver

View Full Paper
Ask AI
Bookmark
Share

Authors

SXSheng XieCJChengkui JiaLMLuhong Mao

Discussion

Loading...

Member takes

Overview

Key Points

Key points are not available for this paper at this time.

Cite This Study

Xie et al. (2022) studied this question.

synapsesocial.com/papers/6ab5f32a697b01951e448fb5https://doi.org/10.1587/elex.19.20220281
View Full Paper
Ask AI
Bookmark
Share

Also Consider

Synapse has enriched 3 closely related papers on similar clinical questions. Consider them for comparative context:

  1. 1A 75-GHz Phase-Locked Loop in 90-nm CMOS Technology2008 · 102 citations
  2. 2A 0.14-to-0.29-pJ/bit 14-GBaud/s Trimodal (NRZ/PAM-4/PAM-8) Half-Rate Bang-Bang Clock and Data Recovery (BBCDR) Circuit in 28-nm CMOS2020 · 30 citations
  3. 3Design and Comparison of Three 20-Gb/s Backplane Transceivers for Duobinary, PAM4, and NRZ Data2008 · 143 citations