Synapse
⌘+K
Synapse
PulseExploreClubsResearchersJournals
Instagram
HomeClubsExplore
May 29, 2008IEEE Journal of Solid-State Circuits

A 75-GHz Phase-Locked Loop in 90-nm CMOS Technology

View Full Paper
Ask AI
Bookmark
Share

Authors

JLJri LeeNational Taiwan UniversityMLMingchung LiuHWHuaide WangWuhan University of Technology

Discussion

Loading...

Member takes

Implication

Key Points

Key points are not available for this paper at this time.

Cite This Study

Lee et al. (2008) studied this question.

synapsesocial.com/papers/6ab62916008d5ec36e738fe0https://doi.org/10.1109/jssc.2008.922719
View Full Paper
Ask AI
Bookmark
Share

Also Consider

Synapse has enriched 3 closely related papers on similar clinical questions. Consider them for comparative context:

  1. 1An Agile VCO Frequency Calibration Technique for a 10-GHz CMOS PLL2007 · 135 citations
  2. 2A 60-GHz CMOS Receiver Front-End2005 · 324 citations
  3. 3A low-power adaptive bandwidth PLL and clock buffer with supply-noise compensation2003 · 109 citations