Synapse
⌘+K
Synapse
PulseExploreClubsResearchersJournals
Instagram
HomeClubsExplore
September 18, 2025Journal of Low Power Electronics and ApplicationsOpen Access

A Physical Unclonable Function Based on a Differential Subthreshold PMOS Array with 9.73 × 10−4 Stabilized BER and 1.3 pJ/bit in 65 nm

View Full Paper
Ask AI
Bookmark
Share

Authors

BZBenjamin ZambranoUniversity of CalabriaSSSebastiano StrangioUniversity of PisaEGEsteban GarzónBar-Ilan University

Discussion

Loading...

Member takes

Overview

This analysis reveals a PUF with a stabilized bit error rate of 9.73×10−4 in various conditions, suggesting enhanced reliability.

Key Points

  • A stabilized bit error rate of 9.73×10−4 is achieved, enhancing the PUF's reliability across varying conditions.
  • The implementation of majority voting significantly reduces error rates to below 3.12×10−9 at 1.2 V and 25 °C.
  • This research employs a differential PMOS array, integrating a dynamic comparator to mask unstable bits effectively.
  • Under various supply voltages and temperatures, the native error rate is reduced to 9.73×10−4, achieving high efficiency.

Cite This Study

Zambrano et al. (2025) studied this question.

synapsesocial.com/papers/68d461cb31b076d99fa61216https://doi.org/10.3390/jlpea15030053
View Full Paper
Ask AI
Bookmark
Share

Also Consider

Synapse has enriched 5 closely related papers on similar clinical questions. Consider them for comparative context:

  1. 1A Wide-Range Variation-Resilient Physically Unclonable Function in 28 nm2019 · 36 citations
  2. 2A Reconfigurable LDO-Assisted Physically Unclonable Function Achieving a Zero-BER With 14% Masking2023 · 11 citations
  3. 3CMOS Silicon Physical Unclonable Functions Based on Intrinsic Process Variability2011 · 64 citations
  4. 4Highly Stable PUFs Based on Stacked Voltage Divider for Near-Zero BER Native Sensitivity to Voltage Variations2024 · 9 citations
  5. 5S2RAM PUF: An Ultra-low Power Subthreshold SRAM PUF with Zero Bit Error Rate2024 · 21 citations