Answers are grounded in this paper and cite their sources.
Devices under semi-on-state stress often suffer from more severe current collapse than when they are in the off-state, which causes an increase in dynamic on-resistance. Therefore, characterization of the trap states is necessary. In this study, temperature-dependent transient recovery current analysis determined a trap energy level of 0.08 eV under semi-on-state stress, implying that interface traps are responsible for current collapse. Multi-frequency capacitance-voltage (C-V) testing was performed on the MIS diode, calculating that interface trap density is in the range of 1.37×1013 to 6.07×1012cm-2eV-1 from EC-ET=0.29 eV to 0.45 eV.
No takes yet. Share an insight, caveat, or question.
Liang et al. (2024) studied this question.
Synapse has enriched 5 closely related papers on similar clinical questions. Consider them for comparative context: