A Dual-Mode Adaptive Bandwidth PLL for Improved Lock Performance

Also Consider

Synapse has enriched 4 closely related papers on similar clinical questions. Consider them for comparative context:

1. 1A Fully Synthesizable Fractional-N Digital Phase-Locked Loop with a Calibrated Dual-Referenced Interpolating Time-to-Digital Converter to Compensate for Process–Voltage–Temperature Variations2024 · 3 citations
2. 210.2 A 5.5μs-Calibration-Time, Low-Jitter, and Compact-Area Fractional-N Digital PLL Using the Recursive-Least-Squares (RLS) Algorithm2024 · 3 citations
3. 3A 28-GHz Quadrature Fractional-N Frequency Synthesizer for 5G Transceivers With Less Than 100-fs Jitter Based on Cascaded PLL ArchitectureOriginal Research · 2017 · 96 citations
4. 4A Wideband Fractional-N PLL With Suppressed Charge-Pump Noise and Automatic Loop Filter CalibrationOriginal Research · 2013 · 56 citations