Engineering evaluation demonstrates simultaneous timing and energy readout in 65,536 hybrid pixel channels, highlighting high-speed zero-suppressed particle detection.
The Timepix3, hybrid pixel detector (HPD) readout chip, a successor to the Timepix {timepix2007} chip, can record time-of-arrival (ToA) and time-over-threshold (ToT) simultaneously in each pixel. ToA information is recorded in a 14-bit register at 40 MHz and can be refined by a further 4 bits with a nominal resolution of 1.5625 ns (640 MHz). ToT is recorded in a 10-bit overflow controlled counter at 40 MHz. Pixels can be programmed to record 14 bits of integral ToT and 10 bits of event counting, both at 40 MHz. The chip is designed in 130 nm CMOS and contains 256 × 256 pixel channels (55 × 55 μm2). The chip, which has more than 170 M transistors, has been conceived as a general-purpose readout chip for HPDs used in a wide range of applications. Common requirements of these applications are operation without a trigger signal, and sparse readout where only pixels containing event information are read out.
No takes yet. Share an insight, caveat, or question.
Poikela et al. (2014) studied this question.
Synapse has enriched one closely related paper. Consider it for comparative context: