Synapse
⌘+K
Synapse
PulseExploreClubsResearchersJournals
Instagram
HomeClubsExplore
September 29, 2010IEEE Journal of Solid-State Circuits

A 2.6 mW 6 bit 2.2 GS/s Fully Dynamic Pipeline ADC in 40 nm Digital CMOS

View Full Paper
Ask AI
Bookmark
Share

Authors

BVBob VerbruggenJCJan CraninckxMKMaarten Kuijk

Discussion

Loading...

Member takes

Overview

Key Points

Key points are not available for this paper at this time.

Cite This Study

Verbruggen et al. (2010) studied this question.

synapsesocial.com/papers/69d90368bfc0898f4bd17debhttps://doi.org/10.1109/jssc.2010.2061611
View Full Paper
Ask AI
Bookmark
Share

Also Consider

Synapse has enriched 5 closely related papers on similar clinical questions. Consider them for comparative context:

  1. 1A 4.8 GS/s 5-bit ADC-Based Receiver With Embedded DFE for Signal Equalization2009 · 37 citations
  2. 2A 150 MS/s 133$~\mu$W 7 bit ADC in 90 nm Digital CMOS2008 · 71 citations
  3. 3A 15-b 1-Msample/s digitally self-calibrated pipeline ADC1993 · 408 citations
  4. 4A 2.2 mW 1.75 GS/s 5 Bit Folding Flash ADC in 90 nm Digital CMOS2009 · 75 citations
  5. 5A CMOS programmable self-calibrating 13-bit eight-channel data acquisition peripheral1987 · 88 citations