Synapse
⌘+K
Synapse
PulseExploreClubsResearchersJournals
Instagram
HomeClubsExplore
December 1, 2008IEEE Journal of Solid-State Circuits

A 150 MS/s 133~W 7 bit ADC in 90 nm Digital CMOS

View Full Paper
Ask AI
Bookmark
Share

Authors

GPGeert Van der PlasBVBob Verbruggen

Discussion

Loading...

Member takes

Overview

Key Points

Key points are not available for this paper at this time.

Cite This Study

Plas et al. (2008) studied this question.

synapsesocial.com/papers/6a70aeb4febe604dd709752bhttps://doi.org/10.1109/jssc.2008.2006315
View Full Paper
Ask AI
Bookmark
Share

Also Consider

Synapse has enriched 2 closely related papers on similar clinical questions. Consider them for comparative context:

  1. 1An embedded 0.8 V/480 μW 6b/22 MHz flash ADC in 0.13-μm digital CMOS process using a nonlinear double interpolation technique2002 · 40 citations
  2. 2A 6-b 1.6-Gsample/s flash ADC in 0.18-μm CMOS using averaging termination2002 · 187 citations