Demonstrates a novel bus encoding technique to reduce power dissipation in VLSI interconnects, suggesting improvements for data integrity.
Data integrity is becoming more challenging task as the technology changes scales down in the direction of Deep Sub Micron (DSM) technology. Interconnects architecture design are now measured the bottleneck in the design of Integrated Circuits. In the DSM technology, a coupling capacitance between interconnects is the foremost factor in the total wire capacitance. The combination effect (capacitance formation) dominates the utilization of energy in the run-instant on chip bus. Bus Encoding is the most commonly used technique to change the data pattern before sending data on the bus it reduces the coupling effect on the bus then cuts the power dissipation. The proposed encoding method is the condition based temporal transition data encoding technique, i.e., upper bit inversion, lower bit inversion, upper-lower bit inversion. By using this encoding techniques, it saves the power and reduces the delay.
No takes yet. Share an insight, caveat, or question.
Chintaiah et al. (2026) studied this question.
Synapse has enriched 5 closely related papers on similar clinical questions. Consider them for comparative context: