Synapse
⌘+K
Synapse
PulseExploreClubsResearchersJournals
Instagram
HomeClubsExplore
November 1, 2019IEEE Micro

Monolithically Integrated RRAM- and CMOS-Based In-Memory Computing Optimizations for Efficient Deep Learning

View Full Paper
Ask AI
Bookmark
Share

Authors

SYShihui YinJiangsu UniversityYKYulhwa KimSungkyunkwan UniversityXHXu HanShenyang Medical College

Discussion

Loading...

Member takes

Implication

Key Points

Key points are not available for this paper at this time.

Cite This Study

Yin et al. (2019) studied this question.

synapsesocial.com/papers/6a0f2c15f27f69a1d34261a3https://doi.org/10.1109/mm.2019.2943047
View Full Paper
Ask AI
Bookmark
Share

Also Consider

Synapse has enriched 3 closely related papers on similar clinical questions. Consider them for comparative context:

  1. 1NeuroSim: A Circuit-Level Macro Model for Benchmarking Neuro-Inspired Architectures in Online Learning2018 · 659 citations
  2. 2A 64-Tile 2.4-Mb In-Memory-Computing CNN Accelerator Employing Charge-Domain Compute2019 · 299 citations
  3. 3A 4M Synapses integrated Analog ReRAM based 66.5 TOPS/W Neural-Network Processor with Cell Current Controlled Writing and Flexible Network Architecture2018 · 194 citations