The principal requirement for the Model 91 floating-point execution unit was that it be designed to support the instruction-issuing rate of the processor. The chosen solution was to develop separate, instruction-oriented algorithms for the add, multiply, and divide functions. Linked together by the floating-point instruction unit, the multiple execution units provide concurrent instruction execution at the burst rate of one instruction per cycle.
No takes yet. Share an insight, caveat, or question.
Anderson et al. (1967) studied this question.
Synapse has enriched 5 related papers. Consider them for comparative context: